fed500/Yosys

This is a framework for RTL synthesis tools. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.


This is a companion discussion topic for the original entry at https://copr.fedorainfracloud.org/coprs/fed500/Yosys/